CTS is the process of insertion of buffers or inverters along the clock paths of ASIC design in order to achieve zero/minimum skew or balanced skew. The goal of CTS is to minimize skew and insertion delay. Apart from these, useful skew is also added in the design by means of buffers and inverters. Note: In […]
Author Archives: arunodayanjohn
CTS (Clock Tree Synthesis) process is carried out after placement of macros and standard cells, because only after placement of cells the exact physical location of cells can be identified which is needed to establish the tree structure in the design. CTS process is carried out before routing, because clock’s routes are to be given […]
BLOCKAGES Placement blockages prevent the placement engine from placing cells at specific locations. Routing blockages block routing resources on one or more layers and it can be created at any point in a design flow. In general placement blockages are created at floor planning stage and routing blockages are created before using any routers. It […]
Floor planing is the starting step in ASIC physical design. For example, before building the house, planning for the exact location of each end every room is similar to the ASIC’s floor planning process. Building’s blue-print planning will be a better example for ASIC floor planning. Kitchen and the dining room will be communicated with […]
BACK-END LIBRARIES Libraries are the most critical parts of complete ASIC design because the measure of accuracy of these libraries has great impact on both success and failure of ASIC design. Three types of cells to be placed in physical design stage are 1) standard cells 2) macro cells 3) I/O pads Among these Standard […]
asic back-end 